Vivekananda College of Engineering & Technology, Puttur

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]
Affiliated to VTU, Belagavi & Approved by AICTE New Delhi

CRM08 Rev 1.10 <CSE> <25.06.2022>

CONTINUOUS INTERNAL EVALUATION - 1

Dept: CSE	A & B	Sub: Microcontroller & Embedded Systems	S Code: 18CS44
Date: 05.07.2022	Time: 3:00-4:30	Max Marks: 50	Elective: N

Note: Answer any 2 full questions, choosing one full question from each part.

_								
Q	N	Questions	Marks	RBT	CO's			
	PART A							
1	a	Explain ARM core data flow model with neat diagram.	9	L2	CO1			
	-	List and explain seven ARM processor modes. Also, explain ARM core changing from user mode to interrupt request mode on an exception, with a neat diagram	9	L2	CO1			
	c	Differentiate: Microprocessors vs Microcontrollers.	7	L3	CO1			
OR								
2	1	What is pipeline? Compare ARM7 three-stage pipeline, ARM9 five-stage pipeline, and ARM10 six-stage pipeline.		L2	CO1			
1		Explain Exception or Interrupt. Narrate Interrupt Vector Table.	9	L2	CO			
	C	Discuss hardware extensions for ARM core.	7	L3	CO1			
PART B								
3		Explain single-register load-store addressing modes with examples.	9	L3	CO2			

	7							
		Explain program status register instructions. Also, Write	9	L3	CO2			
		a code fragment to –						
		(i) Copy the cpsr into register r1						
		(ii) Clear bit 7 of r1						
		(iii) Copy the register r1 back to cpsr						
	c	Explain the following ARM Instructions with examples:	7	L2	CO2			
		A) BIC						
		B) STMIB						
		C) MRS						
		D) LDMIA						
		E) SWP						
		F) LDR						
		G) MUL						
OR								
1 3	It	With neat diagram and example, explain block memory ransfer in the memory map using load-store multiple instructions.		L3	CO2			
		Explain stack operation of ARM processors. Also explain	9	L3	CO2			
		the load-store multiple addressing aliases available to support stack operations.	1					
-1-	C	Explain software interrupt instruction with an example.	17	L2	CO2			

Prepared by: Dr. Mahesh Prasanna K

1100